

**Figure-1:** Simulation for logic circuit of a positive edge triggered D flip-flop without preset and clear capability.

A screenshot of a computer

Description automatically generated

**Figure-2:** Simulation for logic circuit of a positive edge triggered D flip-flop with preset (active low) and asynchronous clear (active low) capability.